Silicon etching with Bosch process on STS ICP

## **Process Flow**

- substrate
  - 4" silicon wafer, 100 orientation
- resist coat
  - ZEP520
  - 1000 RPM, 500 RPM/s, 60 sec
  - 180 C hotplate, 2min
- reflectivity measurement of resist
  - Nanospec, recipe = ZEP on Silicon (10X)
  - mean = 658nm, sigma = 5nm
- EBL expose
  - multiple chips of 3 mm long lines with widths of 2um, 0.5um, and 100nm lines (pk09.mgn)
  - 2nA, 100kV
- develop
  - n-amyl acetate, 2 min immersion
  - IPA immersion, 30 sec
- Silicon etch
  - snap cleave chips into separate pieces
  - mount with cool grease on 4" silicon wafer coated with 1 um oxide
  - STS ICP
  - recipe = wp\_high.set
  - target etch rate = 0.6 um / cycle
  - ran for 4 cycles

## 2um line



## 0.5um line



## 100nm line

